你好! Shipping to Taiwan with premium packaging for just NT$300 

Ship to
Taiwan
0

My Account

  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

menu

Select your country

Americas

Europe

Rest of the world

portada Accelerating Test, Validation and Debug of High Speed Serial Interfaces
Type
Physical Book
Author
Publisher
Language
English
Pages
194
Format
Paperback
Dimensions
23.4 x 15.6 x 0.6 cm
Weight
0.17 kg.
ISBN13
9789400789739
Categories

Accelerating Test, Validation and Debug of High Speed Serial Interfaces

Zeljko Zilic (Author) · Yongquan Fan (Author) · Springer · Paperback

Accelerating Test, Validation and Debug of High Speed Serial Interfaces - Fan, Yongquan ; Zilic, Zeljko

Cheaper New Book Imported to Taiwan
Delivery: 23 Sep - 06 Oct Shipping: 16 to 20 business days.
NT$ 3,418
Faster New Book Imported to Taiwan
Delivery: 17 Sep - 28 Sep Shipping: 12 to 14 business days.
NT$ 3,804
NT$ 3,418

Choose the list to add your product or create one New List

Go to My Wishlists
Calculate shipping cost

Synopsis "Accelerating Test, Validation and Debug of High Speed Serial Interfaces"

High-Speed Serial Interface (HSSI) devices have become widespread in communications, from the embedded to high-performance computing systems, and from on-chip to a wide haul. Testing of HSSIs has been a challenging topic because of signal integrity issues, long test time and the need of expensive instruments. Accelerating Test, Validation and Debug of High Speed Serial Interfaces provides innovative test and debug approaches and detailed instructions on how to arrive to practical test of modern high-speed interfaces.Accelerating Test, Validation and Debug of High Speed Serial Interfaces first proposes a new algorithm that enables us to perform receiver test more than 1000 times faster. Then an under-sampling based transmitter test scheme is presented. The scheme can accurately extract the transmitter jitter and finish the whole transmitter test within 100ms, while the test usually takes seconds. The book also presents and external loopback-based testing scheme, where and FPGA-based BER tester and a novel jitter injection technique are proposed. These schemes can be applied to validate, test and debug HSSIs with data rate up to 12.5Gbps at a lower test cost than pure ATE solutions. In addition, the book introduces an efficieng scheme to implement high performance Gaussian noise generators, suitable for evaluating BER performance under noise conditions.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

Is the book original?

All books in our catalog are Original.

In what language is the book written?

The book is written in English.

What is the format of this book?

The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews