你好! Shipping to Taiwan with premium packaging for just NT$300 

Ship to
Taiwan
0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

Select your country

Americas

Europe

Rest of the world

portada Stochastic Process Variation in Deep-Submicron CMOS: Circuits and Algorithms
Type
Physical Book
Publisher
Language
English
Pages
192
Format
Hardcover
Dimensions
23.4 x 15.6 x 1.3 cm
Weight
0.48 kg.
ISBN13
9789400777804

Stochastic Process Variation in Deep-Submicron CMOS: Circuits and Algorithms

Amir Zjajo (Author) · Springer · Hardcover

Stochastic Process Variation in Deep-Submicron CMOS: Circuits and Algorithms - Zjajo, Amir

Cheaper New Book Imported to Taiwan
Delivery: 21 Sep - 02 Oct Shipping: 13 to 17 business days.
NT$ 3,971
Faster New Book Imported to Taiwan
Delivery: 09 Sep - 17 Sep Shipping: 5 to 6 business days.
NT$ 5,635
NT$ 3,971

Synopsis "Stochastic Process Variation in Deep-Submicron CMOS: Circuits and Algorithms"

One of the most notable features of nanometer scale CMOS technology is the increasing magnitude of variability of the key device parameters affecting performance of integrated circuits. The growth of variability can be attributed to multiple factors, including the difficulty of manufacturing control, the emergence of new systematic variation-generating mechanisms, and most importantly, the increase in atomic-scale randomness, where device operation must be described as a stochastic process. In addition to wide-sense stationary stochastic device variability and temperature variation, existence of non-stationary stochastic electrical noise associated with fundamental processes in integrated-circuit devices represents an elementary limit on the performance of electronic circuits. In an attempt to address these issues, Stochastic Process Variation in Deep-Submicron CMOS: Circuits and Algorithms offers unique combination of mathematical treatment of random process variation, electrical noise and temperature and necessary circuit realizations for on-chip monitoring and performance calibration. The associated problems are addressed at various abstraction levels, i.e. circuit level, architecture level and system level. It therefore provides a broad view on the various solutions that have to be used and their possible combination in very effective complementary techniques for both analog/mixed-signal and digital circuits. The feasibility of the described algorithms and built-in circuitry has been verified by measurements from the silicon prototypes fabricated in standard 90 nm and 65 nm CMOS technology.

Customers reviews

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.
The binding of this edition is Hardcover.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews