你好! Shipping to Taiwan with premium packaging for just NT$300 

Ship to
Taiwan
0

My Account

  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

menu

Select your country

Americas

Europe

Rest of the world

portada Digit-Serial Computation
Type
Physical Book
Author
Publisher
Language
English
Pages
306
Format
Paperback
Dimensions
23.4x15.6x1.7 cm
Weight
0.45 kg.
ISBN13
9781461359852
Categories

Digit-Serial Computation

Richard Hartley (Author) · Keshab K. Parhi (Author) · Springer · Paperback

Digit-Serial Computation - Hartley, Richard ; Parhi, Keshab K.

Cheaper New Book Imported to Taiwan
Delivery: 25 Sep - 08 Oct Shipping: 13 to 17 business days.
NT$ 6,437
Faster New Book Imported to Taiwan
Delivery: 15 Sep - 23 Sep Shipping: 5 to 6 business days.
NT$ 9,100
NT$ 6,437

Choose the list to add your product or create one New List

Go to My Wishlists
Calculate shipping cost

Synopsis "Digit-Serial Computation"

Digital signal processing (DSP) is used in a wide range of applications such as speech, telephone, mobile radio, video, radar and sonar. The sample rate requirements of these applications range from 10 KHz to 100 MHz. Real time implementation of these systems requires design of hardware which can process signal samples as these are received from the source, as opposed to storing them in buffers and processing them in batch mode. Efficient implementation of real- time hardware for DSP applications requires study of families of architectures and implementation styles out of which an appropriate architecture can be selected for a specified application. To this end, the digit-serial implementation style is proposed as an appropriate design methodology for cases where bit-serial systems cannot meet the sample rate requirements, and bit-parallel systems require excessive hardware. The number of bits processed in a clock cycle is referred to as the digit-size. The hardware complexity and the achievable sample rate increase with increase in the digit-size. As special cases, a digit- serial system is reduced to bit-serial or bit-parallel when the digit-size is selected to equal one or the word-length, respectively. A family of implementations can be obtained by changing the digit-size parameter, thus permitting an optimal trade-off between throughput and size. Because of their structured architecture, digit-serial designs lend themselves to automatic compilation from algorithmic descriptions. An implementation of this design methodology, the Parsifal silicon compiler was developed at the General Electric Corporate Research and Development laboratory.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

Is the book original?

All books in our catalog are Original.

In what language is the book written?

The book is written in English.

What is the format of this book?

The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews