Shipping costs will be calculated based on this address throughout the site.
Select your country
Americas
Argentina
Brazil
Canada
Chile
Colombia
Costa Rica
Dominican Republic
Ecuador
El Salvador
Mexico
Peru
U.S.A.
Uruguay
Europe
Austria
Belgium
Croatia
Czech Republic
Denmark
Finland
France
Germany
Greece
Hungary
Ireland
Italy
Latvia
Malta
Netherlands
Norway
Poland
Portugal
Serbia
Slovakia
Slovenia
Spain
Sweden
Switzerland
United Kingdom
Rest of the world


On-Chip Training NPU - Algorithm, Architecture and SoC Design
Donghyeon Han;Hoi-Jun Yoo (Author) · Springer · Paperback
Unlike most available sources that focus on deep neural network (DNN) inference, this book provides readers with a single-source reference on the needs, requirements, and challenges involved with on-device, DNN training semiconductor and SoC design. The authors include coverage of the trends and history surrounding the development of on-device DNN training, as well as on-device training semiconductors and SoC design examples to facilitate understanding.
Do you have a question about the book? Login to be able to add your own question.

