你好! Shipping to Taiwan with premium packaging for just NT$300 

Ship to
Taiwan
0

My Account

  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

menu

Select your country

Americas

Europe

Rest of the world

portada Verification Methodology Manual for Systemverilog
Type
Physical Book
Author
Publisher
Language
English
Pages
503
Format
Paperback
Dimensions
23.4x15.6x2.7 cm
Weight
0.73 kg.
ISBN13
9781461498131
Edition No.
2006th
Categories

Verification Methodology Manual for Systemverilog

Janick Bergeron (Author) · Alan Hunter (Author) · Eduard Cerny (Author) · Springer · Paperback

Verification Methodology Manual for Systemverilog - Bergeron, Janick ; Cerny, Eduard ; Hunter, Alan

Cheaper New Book Imported to Taiwan
Delivery: 22 Oct - 04 Nov Shipping: 13 to 17 business days.
NT$ 3,606
Faster New Book Imported to Taiwan
Delivery: 13 Oct - 21 Oct Shipping: 6 to 7 business days.
NT$ 5,053
NT$ 3,606

Choose the list to add your product or create one New List

Go to My Wishlists
Calculate shipping cost

Synopsis "Verification Methodology Manual for Systemverilog"

Provides a reference methodology that can be adopted by designers and verification engineers for all types of System-on-a-Chip projects. With authors from ARM(R) and Synopsys(R), it combines ARM's expertise in the verification of complex, configurable IP from transaction-level SystemC to timing-critical register-transfer level (RTL) implementation, and Synopsys' strength in delivering an integrated RTL and system verification platform, including tools and verification IP. Verification Methodology Manual for SystemVerilog describes SystemVerilog language features relevant to functional verification and provides a blueprint for a robust, scalable verification architecture based on industry best practices. This book also specifies a standard set of libraries for assertions and commonly used verification functions, such as stimulus generation, simulation control and coverage analysis, to help implement the recommended methodology. The Manual can help SoC development teams achieve faster and more effective design verification. It also guides verification IP providers to follow a consistent and well-documented architecture, enabling end users to easily integrate verification IP from multiple sources.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

Is the book original?

All books in our catalog are Original.

In what language is the book written?

The book is written in English.

What is the format of this book?

The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews